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ABSTRACT 
This paper presents the design and construction of 
a medium power~ synchronous~ electronic switch and associ-
ated timing and control circuits. 
The unit described is capable of controlling a 20 
ampere resistive or inductive load from a 110/220 volt~ 
60 Hz excitation source. Thyristors are used as the 
active switching elements. The period of the on/off 
switching cycle may be varied from 1/60 second to 8 1/2 
seconds. Turn-on and turn-off may occur at independently 
selected phase angles relative to the reference frequency 
source. 
Higher power operation could be obtained easily with 
minor design changes. 
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I. INTRODUCTION 
A versatile, medium power switch was required in con-
duction studies of the magnetic behavior of ferromagnetic 
core materials. The requirements of the switch were strin-
gent with regard to timing accuracy and current inter-
ruption capability. 
It was necessary that the switch unit be capable of 
satisfying the following requirements: 
A. It must be capable of controlling a 4.4 kVA re-
sistive or inductive load, excited from a 220 
volt, 60 Hz line. 
B. It must be capable of effecting turn-on at any 
predetermined instant in time, regardless of 
load or source conditions. 
C. It must be capable of continuous operation at 
load currents of up to 20 amperes. 
D. It must be capable of effecting turn-off at any 
predetermined instant of time as long as the in-
stantaneous load current at that time is not in 
excess of 25 amperes. 
E. Turn-off must occur in as short a time period 
as possible. This entails high transient volt-
ages in the case of inductive loads. 
The timer, which controls the switch, must meet the 
following four specifications: 
A. The timer shall cause turn-on to occur at any 
predetermined phase angle relative to the refer-
ence voltage. 
B. The time duration of the "on" state shall be 
variable throughout the range of 5 milliseconds 
to 4 1/4 seconds. 
c. The timer shall cause turn-off to occur at any 
predetermined phase angle relative to the refer-
ence voltage. 
D. The time duration of the "off" state shall be 
variable throughout the range of 5 milliseconds 
to 4 1/4 seconds. 
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These four requirements are interdependent, with the 
result that the 11 on-off 11 cycle time must be an integral 
number of reference voltage cycles. With a 60 Hz refer-
ence voltage the timing cycle may have a period ranging 
from a minimum of 1/60 second, to a maximum of 8 1/2 
seconds. 
No commercial switching unit could be found capable 
of meeting the above requirements. The most common inade-
quacies of the existing units were their inability to ex-
tend the basic on-off cycle time to more than one refer-
ence voltage cycle, and/or their inability to withstand 
high transient voltages on turn-off. These inadequacies 
stern from the fact that commercial switches in the desired 
power range are designed for motor speed control and simi-
lar applications, where only the average power to the load 
is of significance. It also appeared that none of the 
commercially available devices could be modified to meet 
the necessary specifications at reasonable cost. This 
paper describes the design and development of a solid 
state switch and timer system to meet the need. 
The switch design was divided into three areas; the 
timer, the basic switch, and the interface unit. A block 
diagram of the entire system is given in Fig. 1. The 
reference voltage and the ac power source may be inde-
pendent; also, each voltage source may or may not have 
an earth ground at some point in the distribution system. 
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II. THE TIMING UNIT 
The basic timing circuit, presented in Fig. 21, con-
sists of a flip-flop and two time delay elements. The 
circuit functions as a pulse train generator Where the 
~lit.~- L r--- s 0 -,. d-t 
FF 
~llt.l-ofo/. L r--- c I dt" -
... 
Fig. 2 Basic Timing Circuit 
duration of the "on" pulse is determined by the teJ-oN time 
delay element, and the time interval between pulses is de-
termined by the td-oFF time delay element. In order to 
meet timer specifications A and C, listed on page 1, the 
time delay elements must have some means of synchronizing 
with the desired phase angle of the reference voltage. 
Two basic approaches to the design of the time delay 
elements were considered. The first method, often encount-
ered in resistance welding units, is an analog method Where 
the decaying charge on a timing capacitor determines the 
number of line cycles to be delayed, and a phase shifting 
network adjusts the output to the desired phase relation-
ship with the reference voltage. Although this method is 
very simple, it was not used because of difficulties in 
maintaining the rigid timing specifications for delay peri• 
ods of many cycles. 
1All symbols to be interpreted in accordance with 
Military Standard 80GB. 
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The approach adopted, as presented in Fig. 3, is a 
digital technique, in which a cycle counter, and a "number 
recognition gate" control the delay period. This approach 
achieves a timing accuracy that is independent of the de-
lay time, which may be any number of cycles. In addition, 
it uses on-off circuits, requiring less precision in es-
tablishing voltage levels in various parts of the circuits. 
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Fig. 3. Basic Block Diagram Of Digital Time Delay Scheme 
Schmitt trigger STl is adjusted to produce a pulse to the 
counter input at each positive going, zero crossover 
point of the reference voltage. The counter, however, 
is disabled until the timer output flip-flop switches to 
the appropriate state. Once the counter is turned on,it 
begins to count the positive going zero crossovers of 
the reference voltage. The number recognition gate, 
which is a logical AND gate, gives a logical "one" output 
when the counter reaches a particular count. This is 
done by sensing the state of each flip-flop in the counter. 
By controlling the input to the AND gate, the operator 
can obtain a pulse output that is delayed any number of 
reference voltage cycles within the range of the counter. 
This pulse is of one cycle duration. The output of the 
number recognition gate thus identifies the reference 
cycle during which the delayed output should occur. 
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The correct phase angle within the cycle is identi-
fied by the phase shifter and Schmitt trigger ST2. The 
phase shifter is adjusted to approximately the desired 
phase angle and the threshold level of the Schmitt trigger 
is adjusted to advance or retard the output pulse as re-
quired to obtain the exact phase relationship between the 
Schmitt trigger output and the reference voltage. The 
output of the Schmitt trigger is differentiated to obtain 
a very short positive pulse which occurs at the desired 
phase point every cycle. The pulses from Schmitt trigger 
ST2 and the number recognition gate are fed to an AND 
gate. The output of this gate is the output of the time 
delay circuit and causes the output flip-flop to revert 
to the opposite state. 
In the final timer design the same counter is used 
to determine both the "turn-on 11 and "turn-off" time in-
terval. This, of course, necessitates changes in the 
counter reset circuits as indicated in the block diagram 
of the timing unit logic presented in Fig. 4. This cir-
cuit incorporates a buffer flip-flop which stores the 
pulse from the turn-on or turn-off gate (depending on 
the state the output flip-flop) and thus allows the coun-
ter to be reset as soon as the required number of cycles 
has been counted, instead of waiting until the output 
flip-flop changes state. The turn-on and turn-off gates 
of Fig. 4 correspond to the number recognition AND gate 
of Fig. 3. These gates are identical units, the schematic 
diagram of which appears in Fig. 5· The eight manual 
switches per gate permit the selection of the "on" and 
11 off" time periods. Each gate also has two additional 
inputs, one of which disables the gate if the output 
flip-flop is not in the appropriate state, thus allowing 
only one gate to be in operation at any instant. The 
second additional input is connected to the complement 
of the counter reset line and disables the gate during 
the time interval during which the counter is reset to 
the zero state. This prevents spurious outputs from 
occuring during the counter reset process since the flip-
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When the buffer flip-flop is switched to a new 
state at the end of the selected time delay period~ the 
counter is reset to the zero state immediately. This re-
setting is accomplished by differentiating the outputs 
of the buffer flip-flop and applying the positive going 
output to the counter reset terminal via a logical NOR 
gate and an inverting driver amplifier. 
The output of the buffer flip-flop is similar to 
that of the output flip-flop except that the switching 
transitions occur at the zero crossover point of the 
reference voltage. This characteristic is potentially 
useful in triggering the sweep of an oscilloscope. The 
output of the buffer flip-flop is made externally avail-
able for this purpose. 
Turn-On and Turn-Off Phase An le - The turn-
on an turn-o p ase ang e sync ron1z1ng networks differ 
from more familiar designs in that the phase shifter is 
not continuously variable. A precision R-C ladder type 
phase shifter grovides three outputs with phase angles 
of -120°~ -180 ~ and -240° to both the turn-on and turn-
off synchronizing networks. Each network has a PHASE 
SELECTOR which connects the appropriate phase to the in-
put of a Schmitt trigger. The threshold level of the 
range of the level control is sufficient to cause the 
Schmitt trigger to fire at any point within + 60° of the 
zero crossover of the input voltage to the Schmitt trigger. 
This is shown graphically in Fig. 6~ along with typical 
waveforms of the associated differentiator and buffer 
amplifiers. 
There are two regions~ relative to the Schmitt 
trigger input voltage~ where a timing "spike" cannot be 
generated. However~ the phase shifter has three outputs 
of different phase angles. The appropriate input for 
the Schmitt trigger is selected by means of the PHASE 
SELECTOR switch. The three operating regions will 
"overlap", extending the overall operating region an 
additional + 60° relative to the reference voltage. 
By selecting the proper output of the buffer 
amplifier by means of the SLOPE SELECTOR, a positive go-
ing timing spike may thus be obtained at any point in 
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The SLOPE SELECTOR has a third position which con-
nects the output to a de voltage, the level of which 
represents a logical "one". This allows the output flip-
flop to change states at the same time as the buffer 
flip-flop. The switch transitions thus occur at the 
reference voltage zero crossover without further adjust-
ment from the PHASE SELECTOR of LEVEL CONTROL. 
Other controls of the TIMING AND CONTROL UNIT con-
sists of an OPERATE switch which energizes the safety 
relay and the ZERO LEVEL controls. The ZERO LEVEL con-
trol adjusts the magnitude and polarity of a bias supply 
in order to shift the firing point of STl slightly (+ 30 
maximum). Th~control is seldom, if ever, needed, but 
was included to allow very high precision in controlling 
to the zero crossover point if necessary. 
The completed TIMING AND CONTROL unit is shown in 
Fig. 8. 
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Fig. 8 Timing and Control Unit 
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III. THE SWITCH UNIT 
Three basic types of switch elements were considered; 
electromechanical contactors, transistors, and silicon con-
trolled rectifiers (thyristors). 
The electromechanical approach was discarded because 
of problems of contact deterioration, contact bounce, speed 
of response, and general mechanical complexity. 
The transistor approach was abandoned because no units 
were found which combined the ability to withstand high 
transient voltages, with high current ratings. 
The silicon controlled rectifier, a thyristor device, 
is the most practical switch element as it is available 
in high current, high voltage units at moderate cost. A 
disadvantage of thyristors in the required power range is 
the lack of a convenient turn-off mechanism. The only way 
of returning a silicon controlled rectifier to the block-
ing state is to reduce the current through the device to 
zero for a period of time varying between 10 to 30 micro-
seconds, depending on such factors as load current, device 
temperature, and gate bias conditions. 
Having decided upon the silicon controlled rectifier 
as the basic switching element, different switch config-
urations and means of achieving turn-off were investigated. 
The capacitor discharge method was judged to be the sim-
plest and least critical of the turn-off methods. The 
switch configuration of Fig. 9 was selected on the basis 
that the turn-off and interface circuitry would be less 
complicated than for other configurations. 
In this circuit, thyristor A carries the full load 
current and is maintained in the conducting state by a de 
gate current for the duration of the desired ON period. 
Also during the ON period, the commutating capacitor is 
given a charge of the polarity indicated, by external cir-
cuitry. 
To achieve turn-off, the gate drive of thyristor A 
is reversed, and simultaneously a positive pulse is ap-
plied to the gate of thyristor B. Thyristor B switches 
to the conducting state, thereby shunting the load current 
away from thyristor A until the commutating capacitor is 
completely discharged. During this time thyristor A re-
covers to the blocking state. The load current then pro-
ceeds to charge the commutating capacitor to a high re-
verse voltage then recovers to the blocking state, com-
pleting the turn-off process. 
FROM SAFETY SWITCH 
c 
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Selection of Semiconductor Devices - The specified cur-
rent rating was 20 amperes which, in the chosen switch 
circuit, is conducted by the single thyristor. The tran-
sient voltage requirements were not specified directly, 
only that the load would be highly inductive and that 
turn-off should occur as quickly as possible. After sur-
veying the blocking voltages of available silicon con-
trolled rectifiers, the ability to withstand 600 volt 
operating transients and a maximum of 800 volts without 
damage, was taken to be a reasonable design goal. 
Since semiconductor diodes with a reverse voltage 
rating of 800 volts are very expensive in designing the 
bridge circuit, two lower voltage units were connected in 
series. This complicates the circuitry and degrades the 
performance somewhat, because each diode must have a re-
sistor and capacitor in parallel with it to insure that 
the reverse voltage is shared equally by each unit. Type 
1N2159 diodes were selected; these diodes have a current 
rating of 25 amperes rms and a reverse voltage rating of 
500 volts. The bridge circuit, when constructed using 
these diodes, is conservatively rated for 800 volt tran-
sients and a current rating of 50 amperes. The large 
current rating leaves a comfortable safety margin in the 
event of accidental overload. 
Type 2N688 silicon controlled rectifiers were selec-
ted for the main switch element. The 2N688 has a minimum 
forward breakover voltage of 400 volts. This necessitates 
the use of two units in series. As with the diodes, a 
resistor and capacitor were connected in parallel with 
each thyristor to insure that the transient voltages are 
divided equally across the two units. 
The current rating of the 2N688 is 25 amperes rms. 
This rating is adequate, but does not leave much of a 
safety margin for accidental overloads. Furthermore, 
since the turn-off time of a silicon controlled recti-
fier is dependent upon the temperature of the device and 
the current through the device immediately prior to turn-
off, it was decided to operate two 2N688's in parallel 
to accelerate the turn-off process. A small resistor 
(0.085 ohm) is connected in series with each unit to 
insure that the current is shared equally between the 
parallel units. 
For the commutating thyristor the type 2Nl771 sili-
con controlled rectifier was selected. The cornmutating 
thyristor is not required to have a high rms current 
rating, only a high pulse current rating. Neither is 
a high, minimum forward breakover voltage rating required 
since the high voltage switching transients occur while 
it is in the conducting state. The unit must, however, 
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be capable of withstanding the 315 peak voltage of the 
200 v rms power source. The 2Nl771 has a minimum forward 
breakover voltage rating of 480 which is more than adequ-
ate. 
The 2Nl771 commutating thyristor is protected from 
reverse transient voltages by a type 1N255 diode connected 
across it. A schematic of the complete switch unit is pre-
sented in Fig. 10. 
Transient Protection - Although the switch can withstand 
transient voltages approaching 800 volts, larger tran-
sients are a certainty when switching inductive loads, 
unless some type of transient surpressor is provided. No 
entirely satisfactory means of transient surpression was 
discovered. The following approach was considered to 1 
be an acceptable solution at moderate cost. Nine thyrector 
diodes, type 6RS21SA3D3, were connected in three parallel 
branches, each branch consisting of three diodes in series. 
This arrangement will conduct 28 amperes at a terminal 
voltage between 575 and 700 volts as shown in Fig. 11. 
Thus as long as the instantaneous load does not exceed 
28 amperes, the switching transient will not exceed 700 
volts. As a fail-safe protection against larger tran-
sients, a series string of three 120 volt zenor diodes 
are connected from the anode to the gate of one 2N688 of 
each of the two parallel groups. Thus if the transient 
voltage across any 2N688 exceeds 360 volts the switch re-
verts to the conducting state until a current zero cross-
over occurs. The commutating thyristor is similarly pro-
tected. Thus, the switch fails to operate properly, but 
is not damaged by extreme transient voltages. 
Heat Sinks - As all semiconductor types selected with the 
except~on of the Thyrector diodes, are stud mounting units, 
a suitable heat sink is needed for each semiconductor. 
For uniformity, the required fin size was calculated for 
the device with the most stringent heat dissipation re-
quirement and all semiconductors were mounted on fins of 
this size. The 2N688 required the largest fin area, as 
the stud temperature must not exceed 60° while dissi-
pating 25 watts. A fin size of 12 inches (30 em) by 9 
inches (22.5 em), was calculated to be a conservative fin 
area. 
The semiconductors are mounted directly on fourteen 
fins of this size, the fins being insulated from each 
other by the supporting wood rack as shown in Fig. 12. 
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Fig. 12 Switch Unit 
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IV. INTERFACE UNIT 
The block diagram of the interface unit is shown in 
Fig. 13. The 2N688 silicon controlled rectifiers are 
divided into two series groups. Separate~ independent 
channels control each group since there will be large 
voltage transients between commons 1 and 2. Each channel 
consists of an electrically isolated power supply~ a flip-
flop memory~ a pulse transformer to synchronize the mem-
ory flip-flop with the timing unit~ and driver amplifiers 
to drive the thyristor gates. A low-impedance voltage 
source and electronic switch is also necessary to charge 
the commutating capacitor at the proper time. 
Since high transient voltages occur between all sig-
nal commons, precautions were taken to prevent undesired 
coupling between the three signal systems. Special pulse 
transformers were designed to transfer the timing pulse 
from the timing unit to the memory flip-flops. Each pulse 
transformer consists of two diametrically opposed~ center-
tapped coils wound upon a torroidal core. The capacitance 
between the two windings was measured to be 10 pF. This 
low interwinding capacitance~ plus the push-pull operation 
of both primary and secondary windings account, primarily, 
for the stability of operation during the high voltage 
transients. 
The capacitor charging circuits prepare the commutat-
ing capacitor for the turn-off process. This is done by 
applying a +18 volt low impedance power supply to the com-
mutating capacitor While the switch is in the conducting 
state. The minimum allowable ON time is determined by the 
time required to charge the comrnutating capacitor. This 
time is approximately 100 microseconds for the present 
circuits. The schematic diagram of the capacitor charg-
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FIG. 14. SCHEMATIC DIAGRAM OF COMUTA TING 
CAPACITOR CHARGING SWITCH 
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V. SWITCH PERFORMANCE 
The completed switch met all design conditions with 
a slight modification of the allowable timing cycle~ caused 
by the power ratings of the Thyrector diodes. Although the 
heat dissipation capacity of the Thyrector diodes is not 
given explicitly~ calculations based upon the maximum re-
current pulse ratings indicate a value of approximately 
13.5 watts per unit. 
When switching inductive loads~ the major portion of 
the magnetic energy is dissipated in the Thyrector diodes. 
Assuming an 20 ampere~ purely inductive load~ the minimum 
time between turn-off transitions should be greater than 
0.085 seconds (5 cycles) to avoid overheating the Thyrector 
diodes. 
Typical voltage and current waveforms for various 
loads are given in Fig. 15 and Fig. 16. The ringing of 
the transient voltage of Fig. 16 is caused by a resonance 
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Fig. 15 Typical voltage and current Waveforms for a 20 
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Fig. 16 Typical voltage and current Waveforms for a 20 




Switch operation was up to specifications~ and no 
problems have been encountered in operating under fairly 
severe transient conditions. The only limit on complete 
flexibility of operation is the five cycles required be-
tween turn-offs with heavy inductive loads to prevent 
overheating of the transient surpressors. 
No problems were encountered that would prevent the 
successful construction of much higher or lower power 
switches merely by redesigning the switch unit with suit-
able semiconductors and redesigning the gate drive circuits 
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Logic Symbols - The symbols used in this paper are to be 
interpreted in accordance with Military Standard 806B. 


















Schematic Diagrams of Timing and Control Unit - There 
are three power supply systems in the synchronous switch, 
all of which are electrically isolated from earth ground 
and from each other. Therefore, the symbol ~ should 
be interpreted to mean signal ground and is the COMMON 
line of that power supply which energizes the circuits 
in question. 
In appendix B the symbol ~ refers to COMMON '* 1 
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FIG. 20. SCHEMATIC DIAGRAM OF SCHMITT TRIGGER 
I TO TURN-ON, TURN-OFF GATES--------------.. 
COUNT INPUT RESET Ll NE 
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FIG. 22. SCHEMATIC DIAGRAM OF FLIP-FLOPs 
-12 v 






















FIG. 24. SCHEMATIC DIAGRAM OF INTEGRATED 

























































+ 12 v 
INPUT OUTPUT 
TRUE 0 v +4 v 
FALSE 12 v -4 v 
FIG.26. SCHEMATIC DIAGRAM OF LOGICAL 
AND GATE 
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. 0 0 I'() 0 . . . 
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RESISTORS R1-R 5 ARE SELECTED TO OBTAIN 
A 15 V P-P OUTPUT WITH NO DC COMPONENT 
AND AN INPUT IMPEDANCE OF ONE MEGOHM. 
AMPLIFIER Rl R2 R3 R4 R5 
-I 2 0° 680 K CD 300 K 0 3.6 K 
-18 0° 0 CD 1.1 Mn. 0 3.6 K 
-240 0 0 6.8 M11. I. 3 Mil 2K I. 3 K 
FIG. 28. SCHEMATIC DIAGRAM OF PHASE-
SHIFTER AMPLIFIERS 
41 
5.3 L- I 8 0° 
PHASE SELECT 
5.3 L-1 2 oo 
ST 
+ 12 v 
LEVEL CONTROL 
-12 v 
FIG.29. SCHEMATIC DIAGRAM OF PHASE 













FIG. 30. SCHEMATIC DIAGRAM OF INTEGRATED 
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Schematic Diagrams of Interface Unit - There are three 
power supply systems in the synchronous switch~ all of 
which are electrically isolated from earth ground and 
from each other. Therefore~ the symbol ~ shall be 
interpreted to mean signal ground and is the COMMON 
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SEE FIG 3 6 
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C\.1 I I. 2 K 
NOTE: THE SYMBOL* REFERS TO COMMON ~1. 












FIG. 36. DETAILS OF PULSE TRANSFORMERS 
ZERO 
OUTPUT 
+ 20 v 
2.0 K 2.0 K 
2 
TO MATCHING TERMINALS 











Fl L TER 
FIG.37. SCHEMATIC DIAGRAM OF MEMORY 



















Fl G. 38. SCHEMATIC 0 lAG RAM OF GATE DRIVER 











+ 20 v 
- 20 v 
TO 
~,__-.. THYRISTOR 
FIG. 39. SCHEMATIC DIAGRAM OF GATE DRIVER 
AND DIFFERENTIATOR FOR THYRISTOR 2NI771 
I N5 36 
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Theor of 0 eration of Ca acitor Switch -
Fig. s ows t e c~rcuit ic c arges t e commutating 
capacitor in the thyristor switch circuit. The capacitor 
charging switch consists of a type 2Nl490 transistor, 
the base of which is driven by a 2N656 transistor operated 
as an emitter follower. This results in low saturation 
voltage drop across the 2Nl490, while maintaining reason-
able input drive requirements. 
The output of the memory flip-flop of Channel 2 
indicates when the thyristors in the main switch circuit 
(Fig. 43) are conduction. The commutating capacitor is 
charged when these thyristors are in the conducting 
state. Thus, when the main switch is ON, a negative 
going signal is applied to the base of Q , by emitter 
follower Ql, and Q is switched off. Th~ voltage at 
point A thus rises2 to +20 volts, causing 2N656 to con-
duct. The capacitor charging switch is then in the ON 
state. 
A positive signal from the memory flip-flop causes 
Q to saturate, the voltage at point A will be very 
c~ose to zero. The 2N656 does not conduct under these 
conditions, and the capacitor charging switch is in the 
OFF state. Current is prevented from flowing back into 
the capacitor charging switch by the type 1N540 diode. 
The type 1N483 diodes serve to protect the transis-
tors from abnormal voltages. 
+18 v 

















CAPAC I TOR 
FIG. 41. SCHEMATIC DIAGRAM OF COMUTATING 
CAPACITOR CHARGING SWITCH 
56 
IN536 IN536 I N483 
~ • • +30 v 
r<) I ...J...,-t-co -- 4 7 lJ F 
TO ~ 
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SUPPLY NO. 2 
I I 
IN5 36 
I I I 




COM #2 COM #2 
FIG. 42. SCHEMATIC DIAGRAM OF POWER SUPPLY FOR COMUTATING 
CAPACITOR CHARGING CIRCUIT \11 -.:;J 
APPENDIX E 
Schematic Diagrams of Switch Unit - There are three 
power supply systems in the synchronous switch~ all of 
which are electrically isolated from earth ground and 
from each other. Therefore~ the symbol ~ shall be 
interpreted to mean signal ground and is the COMMON 





TO SAFETY SWITCH • I UNIT 
TERMINALS 
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w I{') 3: I{') J. • 6 
-
CD LL 
~ VC\J oozs~ <D ¢- 1"-
CD z -
\0 - z 




v COM #2 ! I I - I 2 l l 1 - ! el4 
NOTEs: 
I ALL BRIDGEDIODES TYPE IN 2159 
2 ALL BRIDGE RESISTORS 51 K 2W 
3 ALL BRIDGE CAPACITORS 0.05 .J.JF 600 V 
4 ALL ZENOR DIODES TYPE I N3046 
IJ1 
\.0 
FIG. 43. SCHEMATIC DIAGRAM OF SWITCH UNIT 
60 
ALL UNITS THYRECTOR DIODES TYPE 6RS21SA3D3 
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